Test Design Under Falsification

نویسندگان

چکیده

We study the optimal design of tests with manipulable inputs. Tests take a unidimensional state world as input and output, an informative signal to guide receiver's approve or reject decision. The receiver wishes only states that comply her baseline standard. An agent preference for approval can covertly falsify at cost. characterize receiver‐optimal show they rely on productive falsification by compliant states. They work setting more stringent operational standard, granting noncompliant positive probability deter them from falsifying also how falsification‐detection technologies improve tests. allow designer build implicit cost into test, in form devaluations. Exploiting this channel requires enriching space.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Implementation of System Under Test for

—The test suites of protocol conformance released by European Telecommunications Standards Institute (ETSI) are used to examine whether user equipment (UE) conforms to the specified protocols. For developers and engineers, the workflow of test case is very helpful to comprehend the technical specifications. However, all the test suites developed in TTCN3 language can not be run without buildin...

متن کامل

Integrated Design and Test Generation Under Internet Based Environment MOSCITO

This paper describes an environment for internetbased collaboration in the field of design and test of digital systems. Automatic Test Pattern Generation (ATPG) and fault simulation tools at behavioral, logical and hierarchical levels available at geographically different places running under the virtual environment using the MOSCITO system are presented. The interfaces between the integrated t...

متن کامل

Design, Analysis and Test of Logic Circuits Under Uncertainty

Design, Analysis and Test of Logic Circuits under Uncertainty bySmita Krishnaswamy Co-Chairs: John P. Hayes and Igor L. Markov Integrated circuits (ICs) are increasingly susceptible to uncertainty caused by softerrors, inherently probabilistic devices, and manufacturing variability. As device tech-nologies scale, these effects become detrimental to circuit reliability. In order to a...

متن کامل

Induction-Guided Falsification

The induction-guided falsification searches a bounded reachable state space of a transition system for a counterexample that the system satisfies an invariant property. If no counterexamples are found, it tries to verify that the system satisfies the property by mathematical induction on the structure of the reachable state space of the system, from which some other invariant properties may be ...

متن کامل

Causality-Aided Falsification

Falsification is drawing attention in quality assurance of heterogeneous systems whose complexities are beyond most verification techniques’ scalability. In this paper we introduce the idea of causality aid in falsification: by providing a falsification solver—that relies on stochastic optimization of a certain cost function—with suitable causal information expressed by a Bayesian network, sear...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Econometrica

سال: 2022

ISSN: ['0012-9682', '1468-0262']

DOI: https://doi.org/10.3982/ecta16346